# Implementation of QT Algorithm for BBC-Small Tiles and VPD qt32b\_l0\_v5\_3.mcs

# Chris Perkins

03/02/2009

## **Description:**

This algorithm forms a 16bit ADC Sum and 12bit TAC Max. Only channels that satisfy a "good hit" requirement are included in the ADC Sum and TAC Max. A "good hit" is defined as one where the ADC value is greater than some threshold and the corresponding TAC value is greater than TAC\_MIN and less then TAC\_MAX. The channel mask register can be used but note that ADC and TAC channels must each be masked individually.

## **Inputs:**

QT8A: 4 PMT ADC, 4 PMT TAC QT8B: 4 PMT ADC, 4 PMT TAC QT8C: 4 PMT ADC, 4 PMT TAC QT8D: 4 PMT ADC, 4 PMT TAC

# **Registers** (1 Set Per Daughter Card):

Alg. Reg. 0 (Reg 13): ADC\_Threshold Alg. Reg. 1 (Reg 14): TAC\_MIN Alg. Reg. 2 (Reg 15): TAC\_MAX

Reg. 11: Channel Mask

#### LUT:

Timing adjustments/pedestal subtraction for each PMT

#### **Action** (21x RHIC Clock):

- 1<sup>st</sup>: Mask channels and Latch inputs If mask bit = 1, channel data = 0
- 2<sup>nd</sup>: For each PMT (4 per daughter board):

ADC above threshold: ADC > PMT\_ADC\_Thresh → Good\_ADC TAC above threshold: TAC > TAC\_MIN → Good\_TAC\_MIN TAC below threshold: TAC < TAC\_MAX → Good\_TAC\_MAX

3<sup>rd</sup>: Make good\_hits(0-3): good\_hit(i) = Good-ADC(i) && Good\_TAC\_MIN(i) && Good\_TAC\_MAX(i)

- 4<sup>th</sup>: Sum channels 0+1 subject to good hit requirements → Int\_sum\_0 Sum channels 2+3 subject to good hit requirements → Int\_sum\_1 Compare TAC channels 4, 5 subject to good hit requirements → Int\_max\_0 Compare TAC channels 6, 7 subject to good hit requirements → Int\_max\_1
- 5<sup>th</sup>: Sum Int\_sum\_0 + Int\_sum\_1  $\rightarrow$  Int\_sum\_2 Compare Int\_max\_0, Int\_max\_1  $\rightarrow$  Int\_max\_2
- 6<sup>th</sup>: Sum Int\_sum\_2 + Sum from previous daughters → ADC\_Sum Compare Int\_max\_2 to TAC Max from previous daughters → TAC\_Max
- 7<sup>th</sup>: Latch Output Bits to next daughter or L0 FPGA

(0-15) : ADC\_Sum

(16) : '0'

(17-28): TAC\_Max

(29-33): '0'

**Algorithm Latch:** 1 or 2

# L0 Output to DSM:

(0-15) : ADC Sum (16-27) : TAC Max

(28-31) : '0'